20

# IEEE-1394 STANDARDIZED APPARATUS AND CONFIGURATION METHOD THEREIN

#### FIELD OF THE INVENTION

The present invention in general relates to an IEEE-1394 standardized apparatus and a configuration method.

#### BACKGROUND OF THE INVENTION

As image data or sound data transmission system, there exists the isochronous transmission system which is suitable for receiving and reproducing data simultaneously. As a serial bus standard characterized by isochronous transmission, there exists IEEE-1394 standard.

At a stage of developing applications based on this standard, a bus analyzer is occasionally connected to an .

IEEE-1394 serial bus so that various operations on the IEEE-1394 serial bus are analyzed. At this time, in order to adapt topology of the application development environment to actual application usage environment, it is important that development tools such as a bus analyzer do not work as a node.

In the IEEE-1394 standard, a PHY layer (physical layer) which does not work as a node is not defined. For this reason, a PHY controller LSI having PHY function defined by the

15

20

25

IEEE-1394 standard is generally mounted into the bus analyzer which satisfies the IEEE-1394 standard.

However, when the bus analyzer mounted with the PHY controller LSI is connected to the IEEE-1394 serial bus, it is recognized as a node when topology is structured. For this reason, there arises a problem that the topology of the application development environment cannot be adapted to the actual application usage environment. Moreover, in the case of an application in which the topology is restricted, there arises a problem that a bus analyzer cannot be connected to the IEEE-1394 serial bus.

## SUMMARY OF THE INVENTION

It is an object of this invention to provide an apparatus which can be connected to an IEEE1394 serial bus without recognizing the apparatus as a node. Moreover, another object of the present invention is to provide a configuration method for connecting the apparatus to the IEEE-1394 serial bus without recognizing the apparatus as a node.

The apparatus of the present invention according to the IEEE-1394 standard has a normal configuration control section which controls the configuration so that the apparatus is recognized as a node, and a non-node configuration control section which controls configuration

15

20

so that the apparatus is not recognized as a node. The normal configuration control section obtains a self phisical ID and transmits a self\_ID packet in a self-identification phase. The non-node configuration control section neither obtains a self phisical\_ID nor transmits a self\_ID packet in the self-identification phase, but transmits an ident done signal received from a child node directly to a parent node.

In addition, the apparatus of this invention has a PHY configuration packet output section for, when the apparatus becomes a route node in a tree identification phase in a non-node mode, carrying out normal configuration and outputting a PHY configuration packet for resetting an apparatus of another node as a route node.

The apparatus of this invention can be connected to the IEEE-1394 serial bus while the apparatus is not recognized as a node by another apparatuses connected to the IEEE-1394 serial bus.

In the configuration method of the present invention according to the IEEE-1394 standard, when a non-node mode that an apparatus is not recognized as a node is specified and the apparatus is not a route node, the apparatus neither obtains a self phisical\_ID nor transmits a self\_ID packet but transmits an ident\_done signal received from a child node directly to a parent node.

25 Further, when the apparatus becomes a route node

10

regardless of the non-node mode, the apparatus obtains a phisical\_ID and transmits a self\_ID packet, and generates to output a PHY configuration packet for resetting an apparatus of another node as a route node. In a normal mode that the apparatus is recognized as a node, the apparatus obtains a self\_ID packet.

According to the method of this invention, the apparatus can be connected to the IEEE-1394 serial bus while the apparatus is not recognized as a node by another apparatuses connected to the IEEE-1394 serial bus.

Other objects and features of this invention will become apparent from the following description with reference to the accompanying drawings.

## 15 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a functional block diagram showing an apparatus according to an embodiment of the present invention.

Fig. 2 is a packet configuration diagram for explaining
20 a configuration of a PHY configuration packet generated in
the apparatus of the present invention.

Fig. 3 is a block diagram showing one example of a PHY layer control LSI to which the apparatus of the present invention is applied.

25 Fig. 4 is a chart showing a list of input/output

terminals of the PHY layer control LSI to which the apparatus of the present invention is applied.

Fig. 5 is a schematic diagram showing one example of a tree including the apparatus of the present invention.

Fig. 6 is a flow chart showing a configuration method according to the embodiment of the present invention.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

One preferred embodiment of the present invention will

be explained below with reference to the attached drawings.

The apparatus of the present invention will be explained first. The block diagram in Fig. 1 shows the functional configuration of the apparatus according to one embodiment of the present invention.

This apparatus conforms to the IEEE-1394 standard and has a 1394 signal input/output port section 1, a mode switching section 2, a non-node configuration control section 3, a normal configuration control section 4 and a PHY configuration packet output section 5. The 1394 signal input/output port section 1 has at least two input/output ports, i.e., a port 0 and a port 1 in the shown example. Another apparatuses to become a parent node and a child node are connected to these input/output ports respectively.

When the 1394 signal input/output port section 1 has three or more ports and this apparatus is used in a non-

node mode, namely, the apparatus is not to be recognized as a node after the completion of configuration, only two input/output ports are valid in order to avoid topological discrepancy. Another apparatuses to become a high order node (parent node) or a low order node (child node) are connected to the valid two input/output ports. After the completion of the configuration, in the case of a mode that the apparatus is recognized as a node (hereinafter, the normal mode), a number of the valid input/output ports is not limited to two.

The mode switching section 2 switches input/output among the 1394 signal input/output port section 1, the non-node configuration control section 3 and the normal configuration control section 4 based on mode switching signals 6a and 6b supplied as mode switching unit. Namely, at the time of the non-node mode, the mode switching section 2 enables input/output of the non-node configuration control section 3 with respect to the 1394 signal input/output port section 1, and disables input/output of the normal configuration control section 4.

A process of self-identification phase is occasionally passed from the non-node configuration control section 3 to the normal configuration control section 4 due to internal factor. In this case, after the passing of the process, the input/output of the normal configuration

15

20

25

control section 4 is enabled, and the input/output of the non-node configuration control section 3 is disabled. The internal factor will be mentioned later.

In addition, at the time of the normal mode or in the case where the process is passed from the non-node configuration control section 3, the mode switching section 2 disables the input/output of the non-node configuration control section 3 with respect to the 1394 signal input/output port section 1. The mode switching section 2 enables the input/output of the normal configuration control section 4 with respect to the 1394 signal input/output port section 1.

The non-node configuration control section 3 controls configuration so that the apparatus is not recognized as a node in the non-node mode. That is, the non-node configuration control section 3 neither obtains a self phisicial\_ID nor transmits a self ID packet in the self-identification phase, but transmits an ident done signal received from a child node directly to a parent node. As a result, the apparatus is not recognized as a node by another signal a result, the apparatus is not recognized as a node by another signal a result, the apparatus is not recognized as a node by another signal a result, the apparatus is not recognized as a node by another signal a result, the apparatus is not recognized as a node by another signal a result.

However, when the apparatus becomes a route node in a tree identification phase, the non-node configuration control section 3 passes the process of the self-identification phase to the normal configuration control

apparatus connected to the IEEE-1394 serial bus.

section 4. This is the above-mentioned internal factor. At this time, the non-node configuration control section 3 transmits the mode switching signal 6b based on the internal factor to the mode switching section 2.

When taking over the process of the selfidentification phase from the non-node configuration
control section 3, the normal configuration-control section
4 controls configuration so that the apparatus is recognized
as a route node. That is, the normal configuration control
section 4 obtains a self phisicial ID and transmits a self ID
packet. Moreover, the normal configuration control section
4 transmits a signal which permits output of the PHY
configuration packet to the PHY configuration packet output
section 5.

In addition, the normal configuration control section 4 controls configuration so that the apparatus is recognized as a node in the normal mode similarly to another apparatuses on the IEEE-1394 serial bus. Namely, the normal configuration control section 4 obtains a self phisical\_ID and transmits a self\_ID packet.

When receiving a PHY configuration packet output permission signal from the normal configuration control section 4, the PHY configuration packet output section 5 generates a PHY configuration packet and outputs it to the normal configuration control section 4. The PHY

15

20

25

configuration packet is generated so as to reset another apparatus of a node other than the apparatus as a route node.

One example of the PHY configuration packet is shown in Fig. 2. In Fig. 2, when the third field 11 from the left, namely, a field on the right of a phisicial\_ID (in the drawing, phy\_ID) field 12 is set (in the drawing, "R"), the apparatus which receives this packet sets force root bit. Next, reconfiguration is carried out, thereby restructuring the topology.

At the time of the reconfiguration, the apparatus which received the PHY configuration packet easily becomes a route node because output of parent notify signal is delayed in the tree identification phase. Therefore, an apparatus other than the apparatus is set as a route node.

by a user of the apparatus as to whether or not the apparatus is recognized as a node. Namely, the mode switching signal 6a is generated based on an external factor. For example, the mode switching signal 6a is supplied from the outside via a not shown external terminal. The mode switching signal 6b is generated based on this internal factor.

The block diagram in Fig. 3 shows one example of the PHY layer control LSI to which the apparatus having the above structure is applied. This LSI has an arbitration control section 21, two cable ports 22 and 23, a receipt data decoder

10

15

20

24, a transmit data encoder 25, a phase lock loop (PLL) 26, a twisted pair bias generator 27, a link interface input/output 28 and a cable power status section 29. The arbitration control section 21, the cable ports 22 and 23, the receipt data decoder 24 and the transmit data encoder 25 correspond to the structure of the part shown in Fig. 1.

In the example shown in Fig. 3, a Non\_node terminal 20 is provided as one of input terminals. The Non\_node terminal 20 is connected to the arbitration control section 21. The mode switching signal 6a (see Fig. 1) which is generated based on external factor is supplied to the Non\_node terminal 20. Since the other input/output terminals are the same as those in a conventional PHY layer control LSI, the list and description of the input/output terminals are shown in Fig. 4, and the explanation of the respective terminals is omitted.

The schematic diagram in Fig. 5 shows one example of a tree configuration composed of four apparatuses including the apparatus having the above structure. In the example shown in Fig. 5, an apparatus 31 of a node A is a route node, and its phisical ID (in the drawing, phy ID) is "2".

An apparatus 32 of a node B and an apparatus 33 of a node C are connected to a port 1 and a port 2 of the node A respectively. The node B is a leaf node, and its phisical\_ID is "0". The node C is a branch node, but a

20

phisical\_ID is not given to the node C. An apparatus 34 of a node D is connected to a child port of the node C, and it is a leaf node. A phisical\_ID of the node D is "1".

The apparatus 33 of the node C is the apparatus having

the structure shown in Fig. 1, and is, for example, a bus analyzer. The apparatus of the node C is not recognized as a node by the other apparatuses (node A, node B and node C).

Namely, in the tree structure shown in Fig. 5, two leaf nodes (B and D) are connected to the node A in appearance. The bus analyzer is used to be connected to IEEE-1394 serial bus to analyze various operations on the IEEE-1394 serial bus when applications are developed.

Next, a configuration method of the present invention will be explained below. Fig. 6 is a flow chart showing the configuration method according to the present invention. When configuration is started, at first a process for judging a mode specified by user's setting (external factor) is executed (step S1). When the result of the judgment is the non-node mode, the mode switching section 2 enables the input/output of the non-node configuration control section 3. As a result, the non-node configuration control section 3 is connected to the 1394 signal input/output port section 1.

Next, the IEEE-1394 serial bus is initialized (step 82) and the tree is identified (step 83). Thereafter, a

judgment is made as to whether or not the apparatus is the route node in the tree identification process (step S4). When the apparatus is not the route node, a non-node self-identification process (step S5) is executed, and the configuration is completed. Details of the non-node self-identification process will be mentioned later.

Meanwhile, when the apparatus is the route node, the internal factor of the mode switching is generated. For this reason, the self-identification phase process is passed to the normal configuration control section 4. Therefore, the mode switching section 2 enables the input/output of the normal configuration control section 4, and connects the normal configuration control section 4 to the 1394 signal input/output port section 1. The input/output of the non-node configuration control section 3 is disabled.

The normal configuration control section 4 executes a normal self-identification process (step S6) so that the apparatus is recognized as a node. This normal self-identification process is the same as the conventional process. Thereafter, the normal configuration control section 4 permits the PHY configuration packet output section 5 to output the PHY configuration packet. The PHY configuration packet output section 5 outputs the PHY configuration packet (see Fig. 2) based on the output permission (step S7). As a result, the above-mentioned

10

15

20

configuration method is carried out repeatedly until the topology is structured without recognizing the apparatus as a node, and the topology is tried to be reconstructed.

When the normal mode is specified by the external factor, the mode switching section 2 enables the input/output of the normal configuration control section 4, and connects the normal configuration control section 4 to the 1394 signal input/output port section 1. Thereafter, the IEEE-1394 serial bus is initialized (step S8), and a tree identification process (step S9) and a normal self-identification process similar to the conventional process (step S10) are executed successively, and the configuration is completed.

Here, the bus initializing process and the tree identification process at steps S8 and S9 are the same as the bus initializing process (step S2) and the tree identification process (step S3) in the non-node mode. Therefore, in the non-node configuration control section 3 and the normal configuration control section 4 shown in Fig.

1, one hardware can be commonly used for executing the bus initializing process and the tree identification process.

Next, details of the non-node self-identification process are explained below. For easy description, the explanation will refer to the tree structure shown in Fig.

25 5 as an example, but the present invention is not limited

to this tree structure. The node A which becomes a route node in the tree identification process in the non-node mode (Fig. 6, step S3) passes the control to a child node connected to the smallest-numbered port. In the example shown in Fig. 5, the node A passes the control to the node B connected to the port 1.

The node B is not connected to a node other than the node A. Namely, a child node does not exist for the node B. Therefore, the node B obtains "0" as a self phisical\_ID, and transmits a self\_ID packet. Thereafter, the node B.

When receiving the ident\_done signal from the node B,

the node A passes the control to a child\_node connected to

a port with a number next smaller than that of the node A.

In the example shown in Fig. 5, the node A passes the control to the node C connected to the port 2. The node C is connected also to the node D as well as the node A. Therefore, the node C passes the control to the node D.

the node D receives one self ID packet. Therefore, the node D obtains "1" as the self phisical\_ID, and transmits a self\_ID packet. Thereafter, the node D transmits an ident\_done signal to the node C as a parent node.

Since the non-node mode is specified in the node C,

when receiving the ident\_done\_signal\_from the node D, the

20

node C transmits the ident\_done signal directly to the node

A. Namely, in the non-node mode, the node C neither obtains
a self phisical\_ID nor transmits a self\_ID packet. In the

normal mode, the node C obtains a self phisical\_ID and
transmits a self\_ID packet, and transmits an ident\_done
signal to the parent node.

When the node A as a route node receives the ident\_done signal, which is generated by the node D, from the node C, it means that the node A receives the ident\_done signals via all the ports. A number of the ident\_done signals received by the node A is two. Therefore, the node A obtains "2" as the self phisical\_ID, and transmits the self\_ID packet. As a result, the non-node self-identification process is completed. Since the node C does not have a phisical\_ID, it is not recognized by the other nodes.

According to the above embodiment, the non-node configuration control section 3 and the normal configuration control section 4 are provided and output of any one of then can be selected. In the non-node mode, the non-node configuration control section 3 neither obtains a self phisical\_ID nor transmits a self\_ID packet, but transmits the ident\_done signal received from the child node directly to the parent\_node

to the parent node.

For this reason, the apparatus is not recognized as a node by the other nodes. Namely, the apparatus can be

connected to the IEEE-1394 serial bus while the apparatus is not recognized as a node by the other apparatuses. Therefore, when this apparatus is used as a bus analyzer, the apparatus is effective in the quality of the application system development and in reducing TAT.

The present invention is not limited to the abovementioned embodiment, and its design can be variously
changed. For example, in the structure shown in Fig. 3, the
mode switching signal 6a is supplied to the Non\_node terminal
20. However, a register for storing a result that the
non-node mode or the normal mode is selected by a user is
newly provided in the PHY layer control LSI, and the
configuration may be carried out in one of the modes based
on the value of the register.

According to the apparatus of the present invention, the apparatus has the normal configuration control section, which obtains the self phisical\_ID and transmits the self\_ID packet so that the apparatus is recognized as a node, and the non-node configuration control section, which neither obtains the self phisical\_ID nor transmits the self\_ID packet so that the apparatus is not recognized as a node, but transmits the ident\_done signal received from the child node directly to the parent node. For this reason, the apparatus can be connected to the IEEE-1394 serial bus while the apparatus is not recognized as a node by the other

15

apparatuses connected to the IEEE-1394 serial bus.

According to the configuration method of the present invention, the apparatus, which is not to be recognized as a node in the non-node mode, neither obtains the self phisical\_ID nor transmits the self\_ID packet, and transmits the ident\_node signal received from the child node directly to the parent node. Meanwhile, since the apparatus, which is recognized as a node in the normal mode, obtains the self phisical\_ID and transmits the self\_ID packet, the apparatus can be connected to the IEEE-1394 serial bus while the apparatus is not recognized as a node by the other apparatuses connected to the IEEE-194 serial bus.

Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure, the appended claims are not to be thus limited but are to be construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.